

### **Surface Mount RF PIN Diodes**

### **Technical Data**

#### **HSMP-383x Series**


#### **Features**

- **Diodes Optimized for:** Low Capacitance Switching Low Current Attenuator
- Surface Mount SOT-23
   Package
   Single and Dual Versions
   Tape and Reel Options
   Available
- Low Failure in Time (FIT)
  Rate<sup>[1]</sup>

#### Note:

 For more information see the Surface Mount PIN Reliability Data Sheet.

# Package Lead Code Identification (Top View)



### **Description/Applications**

The HSMP-383x series of general purpose PIN diodes are designed for two classes of applications. The first is attenuators where current consumption is the most important design consideration. The second application for this series of diodes is in switches where low capacitance is the driving issue for the designer.

The HSMP-386x series Total Capacitance ( $C_T$ ) and Total Resistance ( $R_T$ ) are typical specifications. For applications that require guaranteed performance, the general purpose HSMP-383x series is recommended.

A SPICE model is not available for PIN diodes as SPICE does not provide for a key PIN diode characteristic, carrier lifetime.

## Absolute Maximum Ratings<sup>[1]</sup> $T_C = 25^{\circ}C$

Symbol	Parameter	Units	Absolute Maximum
$I_{\rm f}$	Forward Current (1 ms Pulse)	Amp	1
P <sub>t</sub>	Total Device Dissipation	mW <sup>[2]</sup>	250
P <sub>iv</sub>	Peak Inverse Voltage	_	Same as V <sub>BR</sub>
T <sub>j</sub>	Junction Temperature	°C	150
T <sub>STG</sub>	Storage Temperature	°C	-65 to 150

#### **Notes:**

- Operation in excess of any one of these conditions may result in permanent damage to this device.
- 2. CW Power Dissipation at  $T_{\rm LEAD}$  = 25°C. Derate to zero at maximum rated temperature.

## PIN General Purpose Diodes, Electrical Specifications $T_{\rm C}$ = 25 $^{\circ} C$

Part Number HSMP-	Package Marking Code <sup>[1]</sup>	Lead Code	Configuration	Minimum Breakdown Voltage V <sub>BR</sub> (V)	$\begin{array}{c} \textbf{Maximum} \\ \textbf{Series} \\ \textbf{Resistance} \\ \textbf{R}_{\textbf{S}}\left(\Omega\right) \end{array}$	Maximum Total Capacitance C <sub>T</sub> (pF)
3830 3832 3833	K0 K2 K3	0 2 3	Single Series Common Anode	200	1.5	0.3
3834	K4	4	Common Cathode			
Test Conditions			$\begin{aligned} V_R &= V_{BR} \\ Measure \\ I_R &\leq 10 \text{ mA} \end{aligned}$	$I_F = 100 \text{ mA}$ $f = 100 \text{ MHz}$	$\begin{aligned} V_R &= 50 \text{ V} \\ f &= 1 \text{ MHz} \end{aligned}$	

### Typical Parameters at $T_{\text{C}} = 25^{\circ}\text{C}$

Part Number HSMP-	Series Resistance $R_S$ ( $\Omega$ )	Carrier Lifetime τ (ns)	Reverse Recovery Time $T_{rr}$ (ns)	Total Capacitance $C_T$ (pF)
383x	20	500	80	0.20 @ 50 V
Test Conditions	$I_F = 1 \text{ mA}$ $f = 100 \text{ MHz}$	$I_F = 50 \text{ mA}$ $I_R = 250 \text{ mA}$	$\begin{array}{c} V_R = 10~V \\ I_F = 20~mA \\ 90\%~Recovery \end{array}$	

#### **Note:**

1. Package marking code is white.

### Typical Parameters at $T_C = 25^{\circ}C$ (unless otherwise noted), Single Diode




Figure 1. Forward Current vs. Forward Voltage.




Figure 2. RF Capacitance vs. Reverse Bias.




Figure 3. RF Resistance at 25°C vs. Forward Bias Current.




Figure 4. 2nd Harmonic Input Intercept Point vs. Diode RF Resistance for Attenuators.




Figure 5. 2nd Harmonic Input Intercept Point vs. Forward Bias Current for Switches.





Figure 6. Reverse Recovery Time vs. Forward Current for Various Reverse Voltage.

### **Typical Applications for Multiple Diode Products**



 $\begin{array}{ll} \textbf{Figure 7. Simple SPDT Switch, Using Only Positive } \\ \textbf{Current.} \end{array}$ 




Figure 8. High Isolation SPDT Switch, Dual Bias.




Figure 9. Switch Using Both Positive and Negative Current.




Figure 10. Very High Isolation SPDT Switch, Dual Bias.

### **Typical Applications for Multiple Diode Products** (continued)




Figure 11. Four Diode  $\boldsymbol{\pi}$  Attenuator. See AN1048 for details.






Figure 12. High Isolation SPST Switch (Repeat Cells as Required).

## Package Dimensions Outline 23 (SOT-23)



**DIMENSIONS ARE IN MILLIMETERS (INCHES)** 

#### **PC Board Footprints** SOT-23



### **Package Characteristics**

8	
Lead Material	Alloy 42
Lead Finish	
Maximum Soldering Temperature	260°C for 5 seconds
Minimum Lead Strength	2 pounds pull
Typical Package Inductance	2 nH
Typical Package Capacitance	


### **Profile Option Descriptions**


- -BLK = Bulk
- -TR1 = 3K pc. Tape and Reel, Device Orientation; See Figures 13 and 14
- -TR2 = 10K pc. Tape and Reel, Device Orientation; See Figures 13 and 14

Tape and Reeling conforms to Electronic Industries RS-481, "Taping of Surface Mounted Components for Automated Placement."

#### **Ordering Information**

Specify part number followed by option under. For example:








Figure 13. Options -TR1, -TR2 for SOT-23 Packages.




Figure 14. Options -TR1, -TR2 for SOT-143 Packages.

